(19)日本開神野庁 (J P)

⑷☆ 公開 特許 公報 ⑷

(11) 特許出鄉公開香号

特開平7-46125

(49) 公韓日 平成7年(1985) 2月14日

(SI) Int CL ⁴ H 0 8 L	7/18	象別記号	庁內整理器号	Ρī			拉德也示量所	
	7/093		9182-5 J 9182-6 J	H08L	7/ 18 7/ 08		Z Ė	
		•		学生的	R #F	歯水項の数1	FD	(全 7 页)
(Sr) 年間時度		中華平5-207192		(71) 出順人	日本電気株式会社			
(22) 注明 日		平成6年(1983) 7月28日		(72)齊得者	柳曲	港区芝亚丁目 7		日本電気株
				(74)代組入		▲柳▼川 個		


(64) [発明の名称] PLL回路

(57)【景约】

【目的】 受情システムの周波数シンセサイザにおける PLL回路のS/N改善のために位相比較にデッドソーンを設けつつ安定な回期収束を可能とする。

【様成】 位相進みPDパルスを連延機 11りで遅延してD-FF13bのクロック入力とする。また、PDパルスを時定数回路10bで簡分し、との情分液形をトランジスタ15bの間値と比較してこの間値以上のときにパルスを生成する。このパルスをD-FF13bのデータ入力としてPDパルスをラッチし、オアゲート14bでPDパルス情滅時にD-FF13bをリセットする。このQ出力RDをチャージボンブ。ループフィルタへ供給してVC口の倒御確圧を得る。

【効果】 デッドゾーンは時定数回路のCRとトランジスタの開催で定まり、デッドゾーンより大なるPDパルスはそのまま出力されるので、同期収束が安定となる。



特爾平7-46125

(2)

【特許請求の範囲】

【動水項 1 】 電圧制御為無手段と、この発振出力周液 被信号と外部発振開液数信号との位相比較をなす位相比 較手段と、この位相比較出力に応じて前距電圧減者発振 手級の制御電圧を生成する制御電圧生成手段とを含むP しし関係であって、前配制御電圧生成手段とを含むP した関係であって、前配制御電圧生成手段と、前配位相比較出力を退落する選延手段と、前配位相比較出力を入力とする時定数回路と、前配運延手段の出力によって前記時定数四路の出力状態をラッチし前配運延手段の出力が消失したときにこのラッチ状態を解除するラッチ手段 10とを含み、このラッチ出力を用いて前配制御電圧を生成するよう様成されているととを特数とするPしし関係。 【急等の幹額な開刊】

[0001]

【企業上の利用分野】本発明はPLL (フェイズロックドループ) 認該に関し、特に支援環接的における安定な 関類信号を得るために用いられるPLし回路に関する。 【0002】

【他来の技術】PLL回路は、外部から与えられる基準 風波数は与と、VCO〈電圧制御施規器〉の発展出力を 25 分組した分異出力との位相差を検出し、その位相差に応 じた直流電圧によりVCOを制御して安定な発展出力を 得るものである。

【0003】受信システムにおいて、この免験出力をローカル免験信号として受信及尸信号と売合し、【F信号を作成するようになっており、チャンネル切換え時の周波数切換えには、分周器(プログラムデバイダ)の分周比を実更するか、あるいは基準周波数信号自体を信号療にダイレクトディジタルンンセサイザ等を用いて変化させることにより回調を移ている。

【0004】馬線段瞬間波数シンセサンザにおいては、高速の周波数切換えのためには、系の高利得設計が行われるが、その反面配音帯域傾が大きくなり、系内に記音を取り込み強く、発掘出力のC/N値が問題となる。こうした場合にネガティブな指題として、位相比較における不動帯(デットソーン)を拡げる方法がとられる。

【10005】関うは特別取63-260317号公領に示された従来のPLL関路の位相比較級の部分を示す問題関であり、21はチャーンボンブ、22は第1のDードF、23は第2のDードF、24は第1のDードF22のクロック入力増子に印加された基準周波数信号18を返還する第1の建程回路、25は第2のDードF23のクロック入力増子に印加された分周信号19を返逐する第2の遅起回路である。25、24は過程回路であり、28、29はチェトゾーン拡大信号Dzに応じて遅延量を選択する回路である。

[0006] 次に動作について説明する。D-FF22の入力増子D1には、D-FFの反転出力Q2が印加され、D-FF23の入力増于D2にはD-FF22の反転出力Q1が印加され、出力Q1はチャージボンプ回路 50

21のNMOS26のゲートに印加され、出力Qz はN MOS27のゲートに印加される。

【0007】デットゾーン拡大値号Dz をオフ

(10°)にすると、通振回路の最終数の通延信号が登 状図路28、29より選択される。

【0008】まず、分類信号『Pに対して基準関数数信号』Rの位相が一致しているとき、図6(A)に示す操に「Pと『Rの立上りにより、D-FF22、23は共に互いの反転出力"1"を取込んで高を出力Q1及びQ2に、図6(C)の様に実績で示される傾斜で上昇し、スレッショルド毎圧V1に達する時点Tpで遺釈回器28、29の出力R1とR2が立上る。

【0008】すなわち、連絡四路24、25の最大連組量はTDと等しくなる機体設計してあり、出力R1、R2によりDーFF22。23は共にリセットされ、出力Q1及びQ2は低下し、従ってこの場合、NMOS26、27は共化オンセす。位相差に応じた出力PDは出力されない。

【0010】図6(B)で示される如く、fR / が10 nsec写くなった状態では、DードF22は「L を 取込み、出力Q1は(C)の点版のの額に立上も。DードF23は10nsec遅れてfPの立上りで「L を 取込み、その出力Q2 が上昇する。次に承択回路28からR1 が出力されると、DードF23はリセットされ、出力Q2はVでに達する前に、(C)の破機のの後に立下がる。

【0011】一方、D-FF22の出力Q1はVt に差し、選択回路29の出力R1によりD-FF28がりセットされることになる。従って、出力Q1がVt以上になった範疇、NMOS28がオンとなって、位相差に応じた出力PD *0*が出力される。すなわち、歯6

(C) の場合には、fR が早くなると、出力RR が出力 される前に必ず $V\tau$ に達することになり、デッドゾーン は零となるのである。

る不懸帯(デットソーン)を拡げる方生がとられる。 【0012】次に図6(D) はD2=11 の場合であ 【0005】図0 は特別 B の

【0013】いま、出力R1とR2がTDより10nsec早い選配信号であるとした時、1Rが図6(D)の がく、10nsec早くなった場合、D-FF22の出 力Q1は(D)の実施で示される如く上昇し、Vtに達 する直面において、出力R2が発生するためにD-FF 22がリセットされ、Q1は低下する。

【0014】したがって、図6(E)の場合には、fRとfPの位相差が10かsec以内では、出力Q1がVでは、出力Q1がVでは変すの下F22がリセットされること

Et.q

になり、NMOS28がオンとなって位相差に対応する 出力PDが発生されることはない。すなわち、10ns ecのデッドゾーンが設けられる。同様に「Pがfkk り早くなった場合は、10nsec以下でれば、D~F F23の出力Q2がVt に達する前にD~FF23がり セットされるので、10nsecのデッドゾーンが発生

【0015】デッドゾーンを設けることにより、PLL 回路がロックしている状態でVCOの外乱となるような 制剤パルスの無難な発生が防止され、またジッタノズル 10 等の機管性与もカットされ、S/Nを大幅に改善してい る。

[0016]

【発明が解決しようとする課題】上述した従来の位相比 較回路で様成したPLL回路においては、デッドゾーン 近傍での位相差に対して、系の反応が鈍化する問題があ る。

【0017】例えば、f R がf P に対して L 2 n s e c 早くなった場合を想定すると、図 7 化示す様になる。D z = "0" のデットゾーン 0 の状態では、出力Q 1 が V 20 で を観えている時間は約 L 2 n s e c とみることができ、P D 信号として "1" が L 2 n s e c 出力されるが、D z = "1"のデットゾーン L 0 n s e c の状態では、出力Q 1 が V で を疑える時間約 8 n s e c となり、P D 信号として「1」は 2 n s e c 間しか続かず、ループフィルタを通しての V C Oの制御を行う積分離圧値の 連化の制合が鈍くにる。

【0018】この位相比較の特性を関に示すと図8のようになる。 fr と fr の位相量が大きい時には、相対的にみてそのデッドゾーン股定分の10 n s a c で関られ のる時間が小さくなるため、影響は少くなるが、デッドゾーン近傍でかなり承としての原度は劣化する。

【0019】具体的には、PLL回路の発転阅读数の切 独時、シフト周波数付近への変化に支降はないが、収束 値付近での問題に影響が出て、収束値に対して振動が延 を引く現象が生じ傷い問題点がある。

【0020】本語明の目的は、位相比較時にデッドゾーンを設けつつ安定な同期収束を可能としたPLL回路を提供することである。

[0021]

【課題を解決しようとする手段】本無明によれば、個圧 解部発無手度と、この発採出力周波数信号と外部発展網 被數信号との位相比較をなす位相比較手段と、この位相 比較出力に応じて前記個圧解課处數手段の制御電圧を生 成する解御個圧生成手段とを含むPLL図話であって、 前記解母属圧生成手段は、前記位相比較出力を連延する 連延手段と、前記位相比較出力を入力とする時定数回路 と、前記連延手段の出力によって前記時定数回路の出力 状態をラッチと前記選延手段の出力が消失したときにこ のラッチ状態を解除するラッチ手段とを含み、このラッ 50

チ出力を用いて前記神御電圧を集成するよう 成されているととを特徴とするPLL回路が得られる。 【0022】

【実施例】以下に本発明の実施例について國面を参照し つつ評価に越明する。

【0023】図1は本発明の実施例のプロック図であり、基準回流数1Rを発生する発展機1の出力は位相比較器3の一入力となる。との位相比較器3の無入力には、VCO7の発展回波數を分回器2にて分向した周波数1Pの信号が印加されている。

【0024】位組比較服金からは、位相差に応じたパルス傾の進み信号PDと遅れ信号PUとが出力され、フィルタ四番4名、40へ失を入力される。このフィルタ回番4名。40が本発明の特徴部分の回路であって随金にその一具体例が示されている。このフィルタ回路4名。40において、デッドゾーンが設定されつつPD、PUのパルス幅(位相差情報を含んでいる)が変化することのない、位相差信号RU、RDが生成される。

【0025】との位相を信号RU、Rpはチャーンボンプ6を介してループフィルタ6へ入力され続分されることによりVCO7の制御電圧となる。

【0028】 このVCO?の出力が受情システムにおけるローカル発展周波数となっており、受信ティンネルの切換え指令に応答して基準周波数発展器 1 の発振周波数 fx及びプログラムデバイダ2の分割化がコントロールされ、PLL周波数シンセサイザを構成している。

【0027】図2(A)、(B)は図1のフィルタ回路 4a、4bの各具体例回路図である。まず、図2(A) を参照すると、進み信号PUは選延回路11a及び時定 他回路10aへ夫々入力される。退延回路11aの退延 出力は、ラッチ回路12aを排成するD~FF13aの クロック入力となる。

【0028】時定数回路10名の出力は、フッテ回路12名を推成するPNPトランジスタ15名のペース入力となり、このトランジスタ15名のエミッタ出力はDード下13名のデータ入力となると共化、オアゲート14名の一人力となる。このオアゲート14名の他入力には選ば回路11名の選延出力が印加され、オア出力はDード下13名のリセット入力となっている。そして、Dード下13名の反転Q出力がRUとなる。

【0028】図8(日)は退れば号PD側についても、 具体的に運転回路11b、時定数回路10b及びラッチ 図路12bからなっているが、時定数回路10bの電標 ラインの優性。ラッチ回路内のトランジスタ13bの極 性が進み信号PU側とは減となっており、また。トラン ジスタ13bのコレクタ出力はインバータ16bにで極 性反転されてD-FF13bのデータ入力及びオアゲー ト14bの一入力となっている。

【0030】図3は図2(B)の回路の助作を示す各値) 号波形図であり、fR がfPに対して位相が遅れたと

特腊平7-46125

(4)

st、 連れ使得Pp が出力された場合のものであって、本 付では遅れ度合が異なる2つのPp バルスを示してい **5.**

【003】】 (C) に示すPD バルスは時定數即稱10 bの時定数によって(d)に示す立上りの機やかな波形 (積分旋形) に変換される。この旋形がトランジスタ1 5 b の間値V t に達しない PD バルスでは、トランジス タ15)はオンセザ、よってインバータ16りからD-FF13bへのデータ入力債等(D入力債号)は生成さ れない。一方、積分波形が開催Vでに達するPD バルス 10 では、トランジスタ15mはオンしてインバータ18m からゲータ入力信号が (e) に示す如く生成され、との データ入力性号は精分徴形が調催Vt より小となるまで 生过される。

[0032] D-FF13bのクロック入力にはPDパ ルスが時間 10 だけ速延された(1)に示す如き連延P D バルスが供給されている。ここで、連延時間 tD と時 定数回路105の時定数により定まる時間18(陸

(e) 参照) とを確と同一が若しくはtM をtD より着 干小化温定しておけば、クロック信号(通証パルスPD. 20)の立上りケイミングに同期しDードド13日にはデ ータ入力信号が収込まれてラッチされる。

【0033】通弧PD パルスが立下がると、オアゲート 14 bの出力によりD-FF13 b はりセットされるの で、ラッチ状態がリセットされ、結果として(#)に示 オフィルタ回路出力RD が得られるととになる。

【0034】従って、位担差に応じた進み信号PDは、 その位相差の使合によってはフィルタ回路4 b (図1) を通すととにより後継のチャージボンプ5へ入力される ことなく、よってフィルタ回路 1 2 b の関値Vt により 30 定まる時間 t M がデッドゾーンとなるのである。

【0035】デッドゾーンを越える位相進み信号PD に ついては、そのパルスの波形が変化することなくテャー ジボンブ5へ出力されるで、デッドゾーン近傍におい て、VCO7の制御を行う領分像圧倒の変化の割合が、 従来の如く鈍くなることがないので、 位相比較特性とし ては図4に示するのが得られる。

【0036】尚. フィルタ回路キa、4りの出力RU。 Rp のPu 、Pp に対する連延時間Tp については、デ ッドゾーン(M を100ms (10MHz) またはそれ 40 15a. 15b トランジスタ 以上としても、ローカル発展回流数のチャンネル切換え

時に要求される収束時間()加を以下のオーダ)に比し 無惧できる。

・[()(37] 図2の回路は に一例に示すに止まるもの で、種々の直路変形が可能であることは明らかである。 [0038]

【発明の効果】以上のべた核に、本発明によれば、PL L受信システムにおいて要求される高速チャンネル切象 えのために富利得でPLLを設計した場合にも、位相比 粒におけるデッドゾーンを数定しつつチャンネル切換え 時に収集性がつの振動や尾引き現象を伴うことのない 粛性能PLL回路が実現できるという効果がある。

【0038】定量的に述べると、S/N値で10個以上 の改善があり、チャンネル切換え収束時間で2mg以上 の規模が図れるものである。


【図画の簡単な説明】


- 【図1】本典明によるPLL回路のブロック図である。 【图2】図1のフィルタ回路4 a. 4 bの一例を示す回 関係である。
- 【図3】図2の図路の各部動作液形図である。
- 【閏4】本発明によるPLL回路の位相比較特性国であ
 - 【図5】 英雄のPLL回路の位相比較器の回路層であ
 - 【西8】図5の回路の各時作波形図である。
 - 【関?】 25の回路の各動作液帯関である。
 - 【記B】図5の宮廷の位胎比較特性図である。 【符号の観明】

- 1 基準周視數學振器
- 分周日
- 3 位相比较器
- 4 a、4 b フィルタ回路
- 5、チャージポンプ
- 6 ループフィルタ
- 7 VCO
- 10a. 10b 時定概回路
- 11a.11b 建硬回路
- 12a、12b ラッチ回路
- 13a. 13b D-FF
- 148. 146 オアゲート
- 185 インバータ

(5)


特闘平7-46125







(6)

特殊平7-46125





[四5]



【手続拂正】

[提出日] 平成6年1月10日

【手続補正1】

【혦正対象書類名】明細書

【制正対象項目名】発明の名称

【補正方法】東夏

【簡正内容】

【発明の名称】 PLL回路

【手续键正2】

【帕正対象書類名】明細書

【懐正対象項目名】特許軸求の範囲

【補正方法】追加

【闸正内容】

【特許請求の毎囲】

数信号と外部等採函波数信号との位相比較をなす位相比 較手難と、この位相比較出力に応じて前記電圧制御発援 <u>子段の制御電圧を生成する制御電圧生成子段とを含むと</u> 上し回路であって、前記例列端圧生成手段は、前記位相 比較出力を運延する運延手段と、資配位相比較出力を入 力とする時定数回路と、解配過程手段の出力によって前 記時定数回路の出力状態をラッチル前記選延手段の出力 <u>が消失したときにこのラッチ状態を解除するラッチ手段</u> とも合み、このラッチ出力を用いて前記制御衛王を生成 するよう様成されていることを特徴とするPLL回路。 【動水項2】 解記位相比較手限は、解記発振出力層波 **教信号と外部発振興液教信号との一方に対する他方の位** 相ずれを検出して位相進み及び移根遅れに夫々対応した 位相比較出力を生成するよう構成されており、前記連建 手段、前記時定数回路及びラッチ手段の各々は前記位相 選み及び位相連れに対応した位相比較出力に失々対応し て歌けられていることを特徴とする額求項1記載のPL Løb.

【肺水項 】 | 電圧制御系領手操と、との発像出力順振

【触水項3】 前記是延手段の進延時間は、前記位相比 較とおける不感帯(デットゾーン)に相当する時間に設 定されているととを特徴とする請求項1または2記載の Pしし回路。 【手材抽正3】

【加正対象 99名】明知書

【博正対象項目名】0008

【储正方法】安变

【博正内容】

【0006】次に動作について説明する。D-FF22の入力場子D1には、B-FF<u>23</u>反転出力Q2が印加され、D-FF23の入力機子D2にはD-FF22の反転出力Q1が印加され、出力Q1はチャージボンプ回路21のNMOS26のゲートに印加され、出力Q2はNMOS27のゲートに印加される。

【手続補正4】

【補正対象書類名】明細書

【補正対象項目名】0015

【補正方法】変更

【摊正内容】

【0015】デッドゾーンを設けることにより、PLL 国路がロックしている状態でVCOの外乱となるような 制御パルスの振錦な発生が防止され、またジッタ<u>ノイズ</u> 等の経音信号もカットされ、S/Nを大幅に改善してい る。

【手铐独正5】

【補正対象書類名】明相書

【補正対象項目名】0017

【棚正方法】庚更

【柳正内容】

【0017】何えば、「Rが「Pに対して12nsec早くなった場合を想定すると、図7に示す様になる。Dz="0"のデッドゾーン()の状態では、出力Q1がVτを超えている時間は約12nsecとあることができ、PD信号として「1"が12nsec出力されるが、Dz="1"のデッドゾーン10nsecの状態では、出力Q1がVτを超える時間は約2nsecとなり、PD信号として「1」は2nsec間しか約かず、ループフィルタを選してのVCOの例例を行う債分億圧値の変化の割合が終くなる。

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

08-288843

(43) Date of publication of application: 01.11.1996

(51)Int.CI.

H03L 7/18

H03L 7/093

103L 7/089

(21)Application number: 07-083999

(71)Applicant : SANYO ELECTRIC CO LTD

TOTTORI SANYO ELECTRIC CO LTD

(22) Date of filing:

10.04.1995

(72)inventor: WASHIMI IKUAKI


(54) PLL SYNTHESIZER

(57)Abstract:

PURPOSE: To provide the PLL synthesizer consisting of parts where

charge pump control and storage are easy.

CONSTITUTION: A charge pump 6 consists of an up/down counter 9 which counts the phase difference between an up signal Pu and a down signal Pd of a phase comparator 5, a latch 10 where the output value of the up/down counter 8 is held, and a digital—analog converter 11 which converts the output of the latch 10 into an analog signal. Thus, power saving and temperature correction are facilitated, and the strength against noise is improved. For the purpose of shortening the lock—up time, it is unnecessary to prepare and switch two charge pumps or to propare and switch two resistances.



LEGAL STATUS

[Date of request for examination]

30.07.2001

[Date of sending the examiner's decision of rejection]

06.05.2003

[Kind f final disposal of application other than the examiner's decision of rejection or application conv rted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C): 1998,2003 Japan Patent Office.

Japan Patent Offic is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. *** shows the word which can not be translated.

3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] A voltage controlled oscillator and the programmable divider which carries out dividing of the output of this voltage controlled oscillator in adjustable, The phase comparator which outputs the rise signal Pu which detects the phase contrast of the output from reference frequency VCO and this frequency VCO, and the output of a programmable divider, and shows this phase contrast by pulse width, and the down signal Pd, In the PLL synthesizer which consisted of low-pass filters which change into the control voltage to a voltage controlled oscillator the voltage of the charge pump which changes the rise signal Pu from this phase comparator, and the down signal Pd into voltage, and this charge pump The counter the aforementioned charge pump counts [counter] the phase contrast of the aforementioned rise signal Pu and the down signal Pd, The PLL synthesizer characterized by consisting of a latch holding the output value of this counter, and a digital analog converter which changes the output of this latch into an analog signal.

[Claim 2] The PLL synthesizer indicated to the claim 1 characterized by having the control circuit which controls change of the aforementioned control voltage based on a storage means to memorize the data concerning the output of the aforementioned counter, and this storage means.

[Claim 3] The PLL synthesizer indicated to the claim 1 characterized by having the control circuit which has by the output value of the aforementioned counter corresponding to the division ratio changed based on the aforementioned storage means, and controls the aforementioned latch when there are a storage means to memorize the correlation of the output value of the aforementioned counter and the division ratio of a programmable divider, and change of a division ratio. [Claim 4] It is the PLL synthesizer indicated to the claim 1 characterized by having a control circuit and a storage means, outputting the output of the latch which the aforementioned control circuit made the aforementioned storage means memorize the output of a latch, and was memorized by the aforementioned storage means to a digital analog converter, and intercepting at least one between a voltage controlled oscillator and a digital analog converter.

[Claim 5] It is the PLL synthesizer indicate holding the output-control voltage of the aforementioned low-pass filter in front of power-saving operation to the claim 1 carry out as the feature by making the aforementioned programmable divider into non-actuation by having the control circuit to which power-saving operation is made to perform, and a storage means, and the aforementioned control circuit's making the aforementioned storage means memorize the output of the aforementioned counter in front of power-saving operation, and controlling the aforementioned latch based on the aforementioned storage means at the time of power-saving operation.

[Claim 6] The PLL synthesizer indicated to the claim 1 characterized by having the control circuit which has by the output value of the aforementioned counter in a predetermined division ratio based on a storage means to memorize the correlation of the temperature of the reference frequency VCO in which temperature compensation is possible, and the output value of the aforementioned counter in a predetermined division ratio and reference frequency VCO, and the aforementioned storage means, and carries out temperature compensation of the reference frequency VCO.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Industrial Application] this invention relates to the PLL synthesizer which has a charge pump.

[0002]

[Description of the Prior Art] Many PLL synthesizers to radio, portable telephone, etc. are used. There is a charge pump which changes the phase contrast signal from a phase comparator into the voltage to a low-pass filter in this PLL synthesizer. This charge pump consists of two FET (Field Effect Transistor) so that it may be indicated by IP,58-22343,Y. Operation of a charge pump is explained. <u>Drawing 5</u> is a block diagram of a PLL synthesizer which has a charge pump (15) as shown in <u>drawing 6</u>, and <u>drawing 7</u> is a timing chart which shows operation of a phase comparator (phi/D) (5) and a charge pump (15). fp of these drawings is the output from a voltage controlled oscillator by which dividing was carried out by the programmable divider, and fr is the output from reference frequency VCO by which dividing was carried out with the counting-down circuit. If fp and fr are inputted into a phase comparator, only while the phase of fp is progressing rather than fr, the rise signal Pu of a phase comparator serves as Low, and while the phase of fp is behind fr, the down signal Pd of a phase comparator serves as Low. If each of fp(s) and fr(s) is High(s), each FET of both of a charge pump is in an OFF state, and the capacitor of a low-pass filter (12) holds fixed potential, and holds a lock. However, when Pu is set to Low, the capacitor of a low-pass filter is made to discharge. In this way, the always stabilized oscillation frequency can be obtained from a voltage controlled oscillator. [0003]

[Problem(s) to be Solved by the Invention] Since the conventional charge pump consisted of FET of the above analogs, it was not easy to control by the control circuit or to memorize the value of a charge pump. For this reason, based on the value of a charge pump, control of PLL operation, such as power saving and temperature compensation, was difficult. Moreover, since control of a charge pump was difficult, the conventional PLL control had the problem of taking lock-up time for a long time, when a change of a division ratio was made greatly, in order to start feedback control from the state at that time, when a change of a division ratio is made.

[0004] Furthermore, since the charge pump of the conventional example had amended the control voltage of a low-pass filter by charge and electric discharge like ****, the time constant of a low-pass filter (12) needed to be changed to shortening lock-up time. For this reason, as shown in <u>drawing 8</u>, a charge pump (15) and two (16) were prepared, this needed to be changed by the CONT signal, and two resistance needed to be prepared and this needed to be changed with a switch (17).

[0005]

[Means for Solving the Problem] this invention was made in view of this point, and the 1st feature is that a charge pump consists of a counter which counts the phase contrast of the aforementioned rise signal Pu and the down signal Pd, a latch holding the output value of this counter, and a digital analog converter which changes the output of this latch into an analog signal.

[0006] The 2nd feature is having had the control circuit which controls change of the aforementioned control voltage based on a storage means memorizing the data concerning the output of the aforementioned counter, and this storage means. [0007] The 3rd feature is having the control circuit which has by the output value of the aforementioned counter corresponding to the division ratio changed based on the aforementioned storage means, and controls the aforementioned latch, when a storage means to memorize the correlation of the output value of the aforementioned counter and the division ratio of a programmable divider, and change of a division ratio are.

[0008] It is the 4th feature's being equipped with a storage means, outputting the output of the latch which the aforementioned control circuit's made the aforementioned storage means memorize the output of a latch, and was memorized by the aforementioned storage means to a digital analog converter, and intercepting at least one between a voltage controlled oscillator and a digital analog converter.

[0009] It is holding the output-control voltage of the aforementioned [awii high/so maked maked with the control circuit to which power-saving operation is made to perform by making a

equipping the 5th feature with the control circuit to which power-saving operation is made to perform by making a programmable divider into non-actuation, and a storage means, and the aforementioned countrol circuit's making the aforementioned storage means memorize the output of the aforementioned counter in front of power-saving operation, and controlling the aforementioned latch based on the aforementioned storage means at the time of power-saving operation. [0010] The 6th feature is having the control circuit which has by the output value of the aforementioned counter in a predetermined division ratio based on a storage means memorizing the correlation of the temperature of the reference frequency VCO in which temperature compensation's is possible, and the output value of the aforementioned counter in a predetermined division ratio and reference frequency VCO, and the aforementioned storage means, and carries out temperature compensation of the reference frequency VCO.

[0011]

[Function] Storage of control or an output is easy and can constitute a charge pump. Thereby, temperature compensation of power saving which makes a programmable divider non-actuation, shortening of lock-up time, and the reference frequency VCO is carried out.

[0012]

[Example] The example of this invention is explained based on drawing. Drawing 1 is the block diagram of a PLL synthesizer. (1) is a voltage controlled oscillator (VCO) and it outputs desired frequency outside. (2) is a programmable divider (P/D) and it carries out dividing of the output of a voltage controlled oscillator (1) in adjustable. (3) is a temperature compensated crystal oscillator (3) is a counting-down circuit and it carries out dividing of the output of a temperature compensated crystal oscillator (3). (5) is a phase comparator (phi/D) and it outputs the phase contrast of the output fr of a temperature compensated crystal oscillator (3) by which dividing was carried out to the output fp of a voltage controlled oscillator (1) by which dividing was carried out, and detection of a lock. Phase contrast is outputted by the rise signal Pu and the down signal Pd. (6) is a charge pump and it changes the rise signal Pu from a phase comparator (5), and the down signal Pd into voltage. A charge pump (6) is aligned with a phase comparator (5), and it is called the phase comparator (7) of a wide sense. On the other hand, (5) which does not contain a charge pump (6) is a phase comparator in a narrow sense is only called phase comparator.

[0013] A charge pump (6) consists of a clock pulse (8), an updown counter (Up/Down counter) (9), and a latch (Latch) (10) and a digital analog converter (11) (DAC). An updown counter (9) counts each phase contrast from the rise signal Pu from a phase comparator (5), and the down signal Pd. A clock pulse (8) sends out the reference pulse signal for the count of an updown counter (9). A latch (10) holds the output of an updown counter (9). That is, the output of an updown counter (9) is temporarily memorizable. A digital analog converter (11) changes into the voltage according to counted value the output of the latch (10) which is a digital signal. (12) is a low-pass filter (LPF) and amends the control voltage to a voltage controlled oscillator (1) based on the output voltage of a digital analog converter (11).

[0014] (13) is a control circuit and controls each part. (14) is storage meanses, such as RAM and ROM, and memorizes data required for operation of a control circuit (13). For example, the correlation of the division ratio to the output of an updown counter (9) or temperature is memorized.

[0015] 12 is a timing chart which shows operation of a phase comparator (5) and an updown counter (9). If the output fp of a programmable divider (2) and the output fr of a counting-down circuit (4) are inputted into a phase comparator (5), only while the phase of fp is progressing rather than fr, the rise signal Pu of a phase comparator (5) serves as Low, and while the phase of fp is behind fr, the down signal Pd of a phase comparator (5) serves as Low. The pulse width of Low of Pu and Pd shows the phase contrast of fp and fr. This pulse width is changed into the signal (Pu' and Pd') expressed with the pulse width of High by the clock pulse (8) and the logical element (an inverter and AND gate). An updown counter (9) counts the pulse number of this Pu' and Pd', and outputs the value as a DESHITARU signal. The digital-output signal of an updown counter (9) is held by latch (10), and is changed into the voltage (analog) according to counted value (phase contrast) by the digital analog converter (11). The control voltage of a low-pass filter (12) is amended on this voltage.

[0016] Thus, if the phase of fp is progressing rather than fr, while the control voltage of a low-pass filter (12) was raised and the phase of fp is behind fr, the control voltage of a low-pass filter (12) is dropped. In this way, the always stabilized oscillation frequency can be obtained from a voltage controlled oscillator.

[0017] The above is the basic composition and basic operation of this invention, and has the following features.

[0018] ** Since the charge pump of the conventional example had amended the control voltage of a low-pass filter (12) by charge and electric discharge, it needed to change the time constant of a low-pass filter (12) to shortening lock-up time. For this reason, as shown in drawing 8, two charge pumps were formed, this needed to be changed, and two resistance needed to be prepared and this needed to be changed. However, since the charge pump of this invention generates direct voltage, and in order for the speedup / speed down of applied voltage to a voltage controlled oscillator (1) to be dependent on the speed of a clock pulse (8), it is not necessary to take into consideration the time constant of a low-pass filter (12), and it has

neither a charge pump nor resistance doubly like before, or operation [smil highlysd material MA CO:30:C CO/SZI/ 18 < 06C/CZ68Z988 > moth parisonal [0019] * Since the processing inside a charge pump (6) is a digital signal, the digital control which used a microcomputer, RAM, the logical element, etc. is easy.

[0020] ** When a change of a division ratio is made, in order to start feedback control from the state at that time, the conventional PLL control takes lock-up time for a long time, when a change of a division ratio is made greatly. The control circuit (13) of this invention reads the correlation of a division ratio and the output value of an updown counter (9) from a storage means (14), when a setting change of a division ratio is made in a key stroke etc. (Y of S1), as shown in drawing 3 (S2). The tabular format of the updown counter (9) output value corresponding to the division ratio of it that is sufficient as a correlation, and the function by statistics, such as the least square method, is sufficient as it. By this correlation, the change value of the updown counter (9) corresponding to the change value of a division ratio is calculated, and this value is outputted to an updown counter (9) (S3). Feedback operation of PLL is performed by making this value into initial value (S4).

[0021] Furthermore, it has with the lock-up signal from a phase comparator (5) by the output value of (Y of S5), and the updown counter at this time (9), and the data of the aforementioned correlation of a storage means (14) are updated (S6). (study)

[0022] Unless it carried out operation by the loop conventionally, the convergence value of attenuation was not found. However, since an updown counter (9) and a latch (10) are digital signals, this invention can output the voltage assumed casily from a charge pump (6). For this reason, lock-up time can be shortened and especially the effect when a change of a division ratio is made greatly is greatest.

[0023] ** Since an output is digital, a clock pulse (8) and a latch (10) are easy for a control circuit (13) to input into the next circuit the output value which made the storage means (14) memorize this output value, and made it memorize. And even if it intercepts between a voltage controlled oscillator (1) and a charge pump (6), the control voltage of a low-pass filter (12) can be held.

[0024] For example, as shown in drawing 4, if the lock signal from a phase comparator (5) is received (S7), a control circuit (13) will make a storage means (14) memorize the output value of a latch (10) (S8), will read this output value from a storage means (14), and will output it to a digital analog converter (11) (S9). And between a latch (10) and digital analog converters (11) is intercepted (S10), and between a phase comparator (5) and charge pumps (6) is intercepted (S11). Next, supply (not shown) of the power supply to a programmable divider (2) is intercepted, and this is made into non-actuation (S12).

[0025] Thus, although a loop is intercepted and a programmable divider (2) serves as non-actuation, the control voltage of a low-pass filter (12) can be held by the output value of the latch (10) memorized. And by intercepting a loop, even if the noise by change of a phase comparator (5) is lost and a noise arises, a noise cannot carry out a loop and a PLL synthesizer strong against a noise can be supplied. Furthermore, power consumption can be lessened by making a programmable divider (2) into non-actuation.

[0026] an above-mentioned example -- especially -- power consumption -- although the large programmable divider (2) was made into non-actuation, even if it makes a counting-down circuit (4), a phase comparator (5), and an updown counter (9) into non-actuation, the output-control voltage of a low-pass filter can be held

[0027] Moreover, although DAC (11) was controlled by the above-mentioned example based on the output value of a latch (10), based on the output value of an updown counter (9), you may control a latch (10) (9).

[0028] ** Carry out small change of the frequency outputted from reference frequency VCO with temperature. For this reason, the control circuit (13) makes the storage means (14) memorize the correlation of the output value of an updown counter, and the temperature of reference frequency VCO in a predetermined division ratio beforehand. And temperature compensation of the reference frequency VCO is carried out to the division ratio set up from the output value of an updown counter using the correlation read from the storage means (14). Thereby, a temperature control with a high precision becomes possible.

[0029]

[Effect of the Invention] Since the processing inside a charge pump (6) is a digital signal, the digital control which used a microcomputer, RAM, the logical element, etc. is easy. This storage and control can perform power saving and temperature compensation. Moreover, a PLL synthesizer strong against a noise can be supplied.

[0030] Furthermore, in order to shorten lock-up time, two charge pumps are formed and the cure which changes this, or prepares two resistance and changes this is not needed.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

ずる。	TATT	TAF	CTUT	ъ
1 HK 1	IN II	'ΔΙ.		

[Industrial Application] this invention relates to the PLL synthesizer which has a charge pump.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.* ** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] Many PLL synthesizers to radio, portable telephone, etc. are used. There is a charge pump which changes the phase contrast signal from a phase comparator into the voltage to a low-pass filter in this PLL synthesizer. This charge pump consists of two FET (Field Effect Transisitor) so that it may be indicated by IP,58-22343, Y. Operation of a charge pump is explained. Drawing 5 is a block diagram of a PLL synthesizer which has a charge pump (15) as shown in drawing 6, and drawing 7 is a timing chart which shows operation of a phase comparator (phi/D) (5) and a charge pump (15). fp of these drawings is the output from a voltage controlled oscillator by which dividing was carried out by the programmable divider, and fr is the output from reference frequency VCO by which dividing was carried out with the counting-down circuit. If fp and fr are inputted into a phase comparator, only while the phase of fp is progressing rather than fr, the rise signal Pu of a phase comparator serves as Low, and while the phase of fp is behind fr, the down signal Pd of a phase comparator serves as Low. If each of fp(s) and fr(s) is High(s), each FET of both of a charge pump is in an OFF state, and the capacitor of a low-pass filter (12) holds fixed potential, and holds a lock. However, when Pu is set to Low, the capacitor of a low-pass filter is made to discharge. In this way, the always stabilized oscillation frequency can be obtained from a voltage controlled oscillator.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EFFECT OF THE INVENTION

[Effect of the Invention] Since the processing inside a charge pump (6) is a digital signal, the digital control which used a microcomputer, RAM, the logical element, etc. is easy. This storage and control can perform power saving and temperature compensation. Moreover, a PLL synthesizer strong against a noise can be supplied.

[0030] Furthermore, in order to shorten lock-up time, two charge pumps are formed and the cure which changes this, or prepares two resistance and changes this is not needed.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] Since the conventional charge pump consisted of FET of the above analogs, it was not easy to control by the control circuit or to memorize the value of a charge pump. For this reason, based on the value of a charge pump, control of PLL operation, such as power saving and temperature compensation, was difficult. Moreover, since control of a charge pump was difficult, the conventional PLL control had the problem of taking lock-up time for a long time, when a change of a division ratio was made greatly, in order to start feedback control from the state at that time, when a change of a division ratio is made.

[0004] Furthermore, since the charge pump of the conventional example had amended the control voltage of a low-pass filter by charge and electric discharge like ****, the time constant of a low-pass filter (12) needed to be changed to shortening lock-up time. For this reason, as shown in <u>drawing 8</u>, a charge pump (15) and two (16) were prepared, this needed to be changed by the CONT signal, and two resistance needed to be prepared and this needed to be changed with a switch (17).

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. * ** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

MEANS

[Means for Solving the Problem] this invention was made in view of this point, and the 1st feature is that a charge pump consists of a counter which counts the phase contrast of the aforementioned rise signal Pu and the down signal Pd, a latch holding the output value of this counter, and a digital analog converter which changes the output of this latch into an analog signal.

[0006] The 2nd feature is having had the control circuit which controls change of the aforementioned control voltage based on a storage means memorizing the data concerning the output of the aforementioned counter, and this storage means. [0007] The 3rd feature is having the control circuit which has by the output value of the aforementioned counter corresponding to the division ratio changed based on the aforementioned storage means, and controls the aforementioned latch, when a storage means to memorize the correlation of the output value of the aforementioned counter and the division ratio of a programmable divider, and change of a division ratio are.

[0008] It is the 4th feature's being equipped with a storage means, outputting the output of the latch which the aforementioned control circuit's made the aforementioned storage means memorize the output of a latch, and was memorized by the aforementioned storage means to a digital analog converter, and intercepting at least one between a voltage controlled oscillator and a digital analog converter.

[0009] It is holding the output-control voltage of the aforementioned low-pass filter in front of power-saving operation by equipping the 5th feature with the control circuit to which power-saving operation is made to perform by making a programmable divider into non-actuation, and a storage means, and the aforementioned control circuit's making the aforementioned storage means memorize the output of the aforementioned counter in front of power-saving operation, and controlling the aforementioned latch based on the aforementioned storage means at the time of power-saving operation.

[0010] The 6th feature is having the control circuit which has by the output value of the aforementioned counter in a predetermined division ratio based on a storage means memorizing the correlation of the temperature of the reference frequency VCO in which temperature compensation's is possible, and the output value of the aforementioned counter in a predetermined division ratio and reference frequency VCO, and the aforementioned storage means, and carries out temperature compensation of the reference frequency VCO.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

OPERATION

[Function] Storage of control or an output is easy and can constitute a charge pump. Thereby, temperature compensation of power saving which makes a programmable divider non-actuation, shortening of lock-up time, and the reference frequency VCO is carried out.

Japan Patent Offics is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

EXAMPLE

[Example] The example of this invention is explained based on drawing. Drawing 1 is the block diagram of a PLL synthesizer. (1) is a voltage controlled oscillator (VCO) and it outputs desired frequency outside. (2) is a programmable divider (P/D) and it carries out dividing of the output of a voltage controlled oscillator (1) in adjustable. (3) is a temperature compensated crystal oscillator (3). (4) is a counting-down circuit and it carries out dividing of the output of a temperature compensated crystal oscillator (3). (5) is a phase comparator (phi/D) and it outputs the phase contrast of the output fr of a temperature compensated crystal oscillator (3) by which dividing was carried out to the output fp of a voltage controlled oscillator (1) by which dividing was carried out, and detection of a lock. Phase contrast is outputted by the rise signal Pu and the down signal Pd. (6) is a charge pump and it changes the rise signal Pu from a phase comparator (5), and the down signal Pd into voltage. A charge pump (6) is aligned with a phase comparator (5), and it is called the phase comparator (7) of a wide sense. On the other hand, (5) which does not contain a charge pump (6) is a phase comparator in a narrow sense is only called phase comparator.

[0013] A charge pump (6) consists of a clock pulse (8), an updown counter (Up/Down counter) (9), and a latch (Latch) (10) and a digital analog converter (11) (DAC). An updown counter (9) counts each phase contrast from the rise signal Pu from a phase comparator (5), and the down signal Pd. A clock pulse (8) sends out the reference pulse signal for the count of an updown counter (9). A latch (10) holds the output of an updown counter (9). That is, the output of an updown counter (9) is temporarily memorizable. A digital analog converter (11) changes into the voltage according to counted value the output of the latch (10) which is a digital signal. (12) is a low-pass filter (LPF) and amends the control voltage to a voltage controlled oscillator (1) based on the output voltage of a digital analog converter (11).

[0014] (13) is a control circuit and controls each part. (14) is storage meanses, such as RAM and ROM, and memorizes data required for operation of a control circuit (13). For example, the correlation of the division ratio to the output of an updown counter (9) or temperature is memorized.

[0015] 12 is a timing chart which shows operation of a phase comparator (5) and an updown counter (9). If the output fp of a programmable divider (2) and the output fr of a counting-down circuit (4) are inputted into a phase comparator (5), only while the phase of fp is progressing rather than fr, the rise signal Pu of a phase comparator (5) serves as Low, and while the phase of fp is behind fr, the down signal Pd of a phase comparator (5) serves as Low. The pulse width of Low of Pu and Pd shows the phase contrast of fp and fr. This pulse width is changed into the signal (Pu' and Pd') expressed with the pulse width of High by the clock pulse (8) and the logical element (an inverter and AND gate). An updown counter (9) counts the pulse number of this Pu' and Pd', and outputs the value as a DESHITARU signal. The digital-output signal of an updown counter (9) is held by latch (10), and is changed into the voltage (analog) according to counted value (phase contrast) by the digital analog converter (11). The control voltage of a low-pass filter (12) is amended on this voltage.

[0016] Thus, if the phase of fp is progressing rather than fr, while the control voltage of a low-pass filter (12) was raised and the phase of fp is behind fr, the control voltage of a low-pass filter (12) is dropped. In this way, the always stabilized oscillation frequency can be obtained from a voltage controlled oscillator.

[0017] The above is the basic composition and basic operation of this invention, and has the following features.

[0018] ** Since the charge pump of the conventional example had amended the control voltage of a low-pass filter (12) by charge and electric discharge, it needed to change the time constant of a low-pass filter (12) to shortening lock-up time. For this reason, as shown in drawing 8, two charge pumps were formed, this needed to be changed, and two resistance needed to be prepared and this needed to be changed. However, since the charge pump of this invention generates direct voltage, and in order for the speedup / speed down of applied voltage to a voltage controlled oscillator (1) to be dependent on the speed of a clock pulse (8), it is not necessary to take into consideration the time constant of a low-pass filter (12), and it has neither a charge pump nor resistance doubly like before, or operation which changes this is not needed.

[0019] * Since the processing inside a charge pump (6) is a digital signal, the digital control which used a microcomputer, RAM, the logical element, etc. is easy.

[0020] ** When a change of a division ratio is made, in order to start when a change of a division ratio is made greatly. The control conventional PLL control takes lock-up time for a long time, when a change of a division ratio is made greatly. The control circuit (13) of this invention reads the correlation of a division ratio and the output value of an updown counter (9) from a storage means (14), when a setting change of a division ratio is made in a key stroke etc. (Y of S1), as shown in drawing 3 (S2). The tabular format of the updown counter (9) output value corresponding to the division ratio of it that is sufficient as a correlation, and the function by statistics, such as the least square method, is sufficient as it. By this correlation, the change value of the updown counter (9) corresponding to the change value of a division ratio is calculated, and this value is outputted to an updown counter (9) (S3). Feedback operation of PLL is performed by making this value into initial value (S4).

[0021] Furthermore, it has with the lock-up signal from a phase comparator (5) by the output value of (Y of S5), and the updown counter at this time (9), and the data of the aforementioned correlation of a storage means (14) are updated (S6). (study)

[0022] Unless it carried out operation by the loop conventionally, the convergence value of attenuation was not found. However, since an updown counter (9) and a latch (10) are digital signals, this invention can output the voltage assumed easily from a charge pump (6). For this reason, lock-up time can be shortened and especially the effect when a change of a division ratio is made greatly is greatest.

[0023] ** Since an output is digital, a clock pulse (8) and a latch (10) are easy for a control circuit (13) to input into the next circuit the output value which made the storage means (14) memorize this output value, and made it memorize. And even if it intercepts between a voltage controlled oscillator (1) and a charge pump (6), the control voltage of a low-pass filter (12) can be held.

[0024] For example, as shown in drawing 4, if the lock signal from a phase comparator (5) is received (S7), a control circuit (13) will make a storage means (14) memorize the output value of a latch (10) (S8), will read this output value from a storage means (14), and will output it to a digital analog converter (11) (S9). And between a latch (10) and digital analog converters (11) is intercepted (S10), and between a phase comparator (5) and charge pumps (6) is intercepted (S11). Next, supply (not shown) of the power supply to a programmable divider (2) is intercepted, and this is made into non-actuation (S12).

[0025] Thus, although a loop is intercepted and a programmable divider (2) serves as non-actuation, the control voltage of a low-pass filter (12) can be held by the output value of the latch (10) memorized. And by intercepting a loop, even if the noise by change of a phase comparator (5) is lost and a noise arises, a noise cannot carry out a loop and a PLL synthesizer strong against a noise can be supplied. Furthermore, power consumption can be lessened by making a programmable divider (2) into non-actuation.

[0026] an above-mentioned example -- especially -- power consumption -- although the large programmable divider (2) was made into non-actuation, even if it makes a counting-down circuit (4), a phase comparator (5), and an updown counter (9) into non-actuation, the output-control voltage of a low-pass filter can be held

[0027] Moreover, although DAC (11) was controlled by the above-mentioned example based on the output value of a latch (10), based on the output value of an updown counter (9), you may control a latch (10) (9).

[0028] ** Carry out small change of the frequency outputted from reference frequency VCO with temperature. For this reason, the control circuit (13) makes the storage means (14) memorize the correlation of the output value of an updown counter, and the temperature of reference frequency VCO in a predetermined division ratio beforehand. And temperature compensation of the reference frequency VCO is carried out to the division ratio set up from the output value of an updown counter using the correlation read from the storage means (14). Thereby, a temperature control with a high precision becomes possible.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram showing the example of this invention.

[Drawing 2] It is the timing chart of an example.

Drawing 31 The lock-up time of the control circuit of an example is drawing showing early operation.

[Drawing 4] It is drawing showing operation which serves as power saving in the noise of the control circuit of an example strongly.

[Drawing 5] It is the block diagram showing the composition of the PLL synthesizer which has the conventional charge pump.

[Drawing 6] It is drawing showing the composition of the conventional charge pump.

[Drawing 7] It is the conventional timing chart.

[Drawing 8] It is the block diagram which took the measures which bring the conventional lock-up time forward.

[Description of Notations]

1 Voltage Controlled Oscillator

2 Programmable Divider

3 Temperature Compensated Crystal Oscillator

4 Counting-down Circuit

5 Phase Comparator

6 Charge Pump

7 Phase Comparator

8 Clock Pulse

9 Updown Counter

10 Latch

11 Digital Signal Converter

12 Low-pass Filter


13 Control Circuit


14 Storage Means

Japan Patent Office is not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS







[Drawing 3]




[Drawing 4]



[Drawing 5]





[Drawing 7]

